الخلاصة:

Study the Effect of annealing temperature on the Structure of a-Se and Electrical Properties of a-Se/c-Si Heterojunction Hussein Kh.Al-Lamy,* Ahssan H. Sabbar , ¹Kadhim A. Adem

e-mail:¹kadhim_adem@yahoo.com

e-mail:*Ahssanphysics@yahoo.com

Department of Physics, College of Science, University of Baghdad, Jadiriya, Baghdad, Iraq

Abstract	Keywords	
In this work Study effect of annealing temperature on the Structure	PSi/Si structure	
of a-Se and electrical properties of a-Se/c-Si hetrojunction have been		
studied. The hetrojunction fabricated by deposition of a-Se film on c-		
Si using thermal evaporation.		
Electrical properties of a-Se/ c-Si heterojunction include I-V		
characteristics, in dark at different annealing temperature and C-V		
characteristics are considered in the present work.		
C-V characteristics suggested that the fabricated diode was		
abrupt type, built in potential determined by extrapolation from		
$1/C^2$ -V curve. The built - in potential (Vb _i) for the Se/ Si System	Article info	
was found to be increase from 1.21 to 1.62eV with increasing of	Received: June. 2009	
annealing temperature.	Accepted: Sep. 2009 Published: Dec. 2009	
	1 womencur 2 cor 2007	
دراسة تأثير التلدين على الخواص التركيبية للسيلنيوم العشوائي والكهربائية للمفرق الهجيني -a		
Se/c-Si		
بيين خزعل اللامي، احسان حميان صيار وكاظم عبد إلواحد عادم	4	

من خصائص سعة فولتية تبين ان المفرق الهجيني هو من النوع الحاد وان جهد البناء تم حسابه من منحني الفولتية ومقلوب مربع السعة وتبين ان جهد البناء للمفرق الهجيني يزداد من 1,21 الى 1,62 الكترون فولت بزيادة التلدين.

Introduction

IV-VI semiconductors are commonly considered to be promising materials for optoelectronic, applications, [1].TheIV-VI layers (chalcogenides) on Si substrates applications in the mid-infrared as optoelectronic emitters, sensors, and detectors.[2,3]

Recently, high-quality epitaxial growth of Se and related materials on (111) oriented Si substrates has been accomplished by incorporating thin intermediate BaF2/CaF2 layers. 1, 2

Heteroepitaxial growth of Se on silicon[4]. This takes advantage of silicon integration technology to obtain inexpensive photonic devices. The Se layers that grown heteroepitaxially on Si(111) have been fabricated [5]. In this paper we will present a deposition a-Se thin film fabricated by the thermal evaporation technique. The preliminary results of structural and electrical properties of this alloy film have been presented.

Experimental Work

Substrates of *n*-type single crystal Si wafers of resistivity $3(\Omega$ -cm)

and orientation (111) were used in the present study. After scribing these wafers into small pieces (typically 1cm x 0.6cm in size), with one surface polished with 2HF: 3HNO₃: 3CH₃COOH mixture (3:5:3) were cleaned ultrasonically by dipping in distilled water, acetone and isopropyl alcohol alternately. After cleaning, the samples were oxidized in dry oxygen [6]. The films of a-Se were prepared by thermal evaporation under vacuum of the order of 10⁻⁵torr. The arate of evaporation was ≈ 0.8 nm/min, onto clean silicon mirror-like side substrates at room temperature (~300K). The average thicknesses of the deposits were determined by microbalance method. The maximum error in the determination of thickness was of the order of 10% estimated for the thinnest films (Se/Si films of thickness 350 nm). Ohmic contacts of Al Study on the electrical properties Se/Si Heterojunction aluminum [8] were evaporated on the silicon side and Se/Si side.

Results And Discussions 1-A X-ray Diffraction Studies

X- ray diffraction (XRD) studies have been carried out to identify the Se phase present in the film. Fig.1 shows the XRD pattern recorded on Se film, we can see XRD analysis are polycrystalline phase for all films. The XRD patterns of selenium films with annealing temperature Ta=323exhibit a prominent reflection angle $2\theta=23.5192^{\circ}$ and $2\theta=29.7133^{\circ}$ and and Ta=348K323exhibit a prominent reflection angle $2\theta=23.5867^{\circ}$ and $2\theta=29.7198^{\circ}$







1- B Surface morphology

The locally amplified optical microscope (OM) image of the ternary a-Se films shown in fig. 2(a-c), which indicates that most of the films are straight uniform width of with а several micrometers. Their length can be extended several hundreds more than of to micrometers Morphology and surface roughness of a-Se films change significantly. When Increase in annealing (from RT to 348 K) increases the nucleation density of the crystals rather than the growth of already nucleated ones.





Fig(2):Effect of annealing on the Structure of Se a-annealing temp(R.TK) b-annealing temp(323K) c-annealing temp(358K)

2- I-V characteristics

The (I-V) characteristic shown in fig.(4). This illustrated in dark, for forward reverse bias and of p-Se/n-Si heterojunction is shown in Fig.3. In the forward bias the current increased exponentially with voltage as expected. But in reverse bias, the current was found to be increasing slowly with voltage (soft breakdown) and did not show any trend of saturation or sharp breakdown. This could be due to the domination of edge leakage current which is caused by the sharp edge at the periphery of the contact and also due to the generation of excess carriers in the depletion region at higher fields.



Fig. (3): I-V characteristics in the dark for p-Se/n-Si heterojunction atdifferent annealing temperature

The electrical properties of p-Se/n-Si heterojunction forward-bias region could be explained by an equation of the form [$J \approx exp \ (eV/\eta kT)$] and at the high-bias region

by the equation, $[J \approx exp (Av)]$ where η is a constant of the order of (2-6), and A is another constant, of the order of (13-14.5). This practically independent of temperature. Further analysis of these current characteristics with temperature shows that ln J varies approximately as -1/T in the high-biaregion: in the high-bias region,

ln J.

From this figure one can see that the high value of saturation current J_s . This may be originated of amorphous structure for good lattice defect and interface state at junction between a-Se and c-Si.

3-C-V Characteristics

The junction capacitance measured as a function of bias voltage for the *p*- Se/*n*-Si diodes shows $C \propto V^{-1/2}$ dependence. Fig.(5) which indicates an abrupt junction in that case. According to the distances during which the transition from one region to the other is completed near the interfaces. Under these conditions, the C-V characteristics of the heterojunction can be explained on the basis of Anderson's model [10], according to which

$$\frac{C}{a} = \left[\frac{qN_{a}N_{D2}\varepsilon_{1}\varepsilon_{2}}{2(\varepsilon_{1}N_{a}+\varepsilon_{2}N_{D2})} \cdot \frac{1}{V_{D}-V}\right]^{\frac{1}{2}} ..(1)$$

where q is the electronic charge, ε_1 and dielectric N_{A1} are constant and concentration of donors in *n*-type semiconductor, ε_2 and ND₂ are dielectric constant and concentration of acceptors in *p*-type semiconductor (i.e. Si) respectively and V and V_D are the applied bias and built-in is voltage, respectively. Value of V_D estimated from $1/C^2$ versus V plot that obtained for heterojunction, the built - in potential (Vb_i.) for the p-Se/n-Si system was found to be increase with increasing of annealing temperature.



Fig.(4): 1/C2 as a function of reverse bias voltage and at different annealing temperature



Fig.(5):The variation capacitance with voltage for Se/Si hetrojunction at different annealing

Table (1):Values of Vbi for Se/Si	
hetrojunction with annealing temperatur	e

Annealing Temp (K)	Vbi(eV)
R.T	1.21
223	1.34
258	1.62

Conclusion

From what has been mentioned above, We can conclude that this type of p-Se/n-Si heterojunction behaves as a poor rectifier due to the interface state between a-Se and c-Si.

The junction is abrupt type and the built - in potential $(Vb_{i.})$ for the p -Se/n-Si System was found to be increase with increasing of annealing temperature.

References

- Rogacheva E. Ietal., T. V. Tavrina, M. Us, M. S. Dresselhaus, S. B. Cronin, O. Rabin, "Quantum size effects in IV-VI quantum wells", Physica, (2002).
- [2] Ben-porat C. H., O. Cherniavskaya, F. Galluzzi and G. Assanto . "Electric Fields on Oxidized Silicon Polarization of PbSe Nanocrystals", J. phys. Chem. A (2004), 108, 7814-7819.
- [3] Hallbauer A. P. R. Bandaru, S. Sahni. Springholz "Molecular Beam Epitaxy of PbSe1-xTex for Strain Engineering in IV-VI Semiconductor Heterostructures", (Proceedings GMe Forum 2003) 109-112.
- [4] Zogg H., "Epitaxial Narrow gap Lead Chalcogenide Layers on Si-substrates for Infrared Sensor Arrays", Thin Film Physics Group (Gruppe Dünnschichtphysik) Annual Report (2006) p. 4.
- [5] Wu H. Z. M. Rouviere, Y.zherg, D. Debarre, "Molecularbeam epitaxy growth of PbSe on BaF2-coated Si.111. and observation of the PbSe growth interface", J. Vac. Sci. Technol. B 17.3., May/Jun (1999)
- [6] Ponpon J. P. and Siffert, P. "Role of oxygen in the mechanism of formatting of Schottky diodes", Mukolu J. Appl. Phys., 49 (12),(1978) 6004.
- [7] I.F.Al-Hamarneh a, B.N. Bulos b, M.M. Abdul-Gader Jafar "Effect of isothermal annealing and visible light illumination on AC-impedance behavior of undoped Se thin films, Journal of non-Crysalline Solids, 335(2009)305-310
- [8] Oberafo A. A. "The Nature of Some Contacts (Al, In, Ge, Sb and Bi) to Selenium Films", Tr. J. of Physics, 18, (1994) 727-733.
- [9] Waclaw B. R. Laval, E. Cassan and D. Bouchier, "DC and AC Conductivity of PbSe/Si.
- [10] Structures grown by pulsed laser ablation methods", Solid State Crystals 2000, 5136, (2003)256-26.